mSMART: A Signal-integrity-, MAnufacturing-, Reliability-, and Timing-Driven Multilevel Full-Chip Routing
نویسنده
چکیده
To handle these challenges, I implemented a Signalintegrity-, MAnufacturing-, Reliability-, and Timing-driven multilevel routing system (mSMART) which the related publication are presented in some major EDA conferences. The rest of this abstract is organized as follows. Section 2 presents the multilevel routing framework. Section 3 presents a fast crosstalkand performancedriven multilevel routing system which presented in ICCAD 2003. Section 4 presents a antenna-effect-aware multilevel router considering jumper insertion which presented in ISPD 2004. Finally, Section 5 presents a multilevel Full-Chip Router for the X-Based Architecture which submitted to DAC 2005.
منابع مشابه
Reliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کاملCongestion-Driven Multilevel Full-Chip Routing Framework
A W-shaped multilevel full-chip routing framework using W-shaped optimization flow is used to find the final routing solution. The W-shaped flow consists of two sequential V-shaped optimization flows. The first V-shaped flow optimizes the global routing solution. The probabilistic congestion prediction technique is used to guide the global routing decision to find the routing solution that even...
متن کاملGlobal and detailed routing
After placement, the routing process determines the precise paths for nets on the chip layout to interconnect the pins on the circuit blocks or pads at the chip boundary. These precise paths of nets must satisfy the design rules provided by chip foundries to ensure that the designs can be correctly manufactured. The most important objective of routing is to complete all the required connections...
متن کاملCrosstalk and Discontinuities Reduction on Multi-module Memory Bus by Particle Swarm Optimization
Due to high-density routing under the CPU and DIMM areas, the original design of even and odd mode characteristic impedances changes. The occurrence of multi-drop problem between the CPU and memory chip causes overand under-driven that reduce the eye opening. Furthermore, the different phase velocities of evenand odd-modes cause timing jitter at the receiver end. This paper proposes two steps t...
متن کاملTrade-Offs between Yield and Reliability Enhancement *
Deep sub-micron VLSI technologies have led to a large increase in the number of devices per die as well as the switching speeds. These advances have been accompanied by increased design complexity and decreasing reliability. Scaling of the device dimensions has introduced “analog” effects on-chip that he causing signal integrity and delay problems. These problems are not easy to estimate and re...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2005